58
edits
Difference between revisions of "Apple Silicon"
→M Series
| Line 312: | Line 312: | ||
|M2 | |M2 | ||
|TSMC 5nm (N5P) | |TSMC 5nm (N5P) | ||
|Up to 3. | |Up to 3.5GHz 8-Core | ||
4 performance cores (Avalanche) | 4 performance cores (Avalanche) | ||
| Line 312: | Line 312: | ||
|M2 | |M2 | ||
|TSMC 5nm (N5P) | |TSMC 5nm (N5P) | ||
|Up to 3. | |Up to 3.5GHz 8-Core | ||
4 performance cores (Avalanche) | 4 performance cores (Avalanche) | ||
edits